nppdefs.h
/* Copyright 2009-2016 NVIDIA Corporation. All rights reserved.
*
* NOTICE TO LICENSEE:
*
* The source code and/or documentation ("Licensed Deliverables") are
* subject to NVIDIA intellectual property rights under U.S. and
* international Copyright laws.
*
* The Licensed Deliverables contained herein are PROPRIETARY and
* CONFIDENTIAL to NVIDIA and are being provided under the terms and
* conditions of a form of NVIDIA software license agreement by and
* between NVIDIA and Licensee ("License Agreement") or electronically
* accepted by Licensee. Notwithstanding any terms or conditions to
* the contrary in the License Agreement, reproduction or disclosure
* of the Licensed Deliverables to any third party without the express
* written consent of NVIDIA is prohibited.
*
* NOTWITHSTANDING ANY TERMS OR CONDITIONS TO THE CONTRARY IN THE
* LICENSE AGREEMENT, NVIDIA MAKES NO REPRESENTATION ABOUT THE
* SUITABILITY OF THESE LICENSED DELIVERABLES FOR ANY PURPOSE. THEY ARE
* PROVIDED "AS IS" WITHOUT EXPRESS OR IMPLIED WARRANTY OF ANY KIND.
* NVIDIA DISCLAIMS ALL WARRANTIES WITH REGARD TO THESE LICENSED
* DELIVERABLES, INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY,
* NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE.
* NOTWITHSTANDING ANY TERMS OR CONDITIONS TO THE CONTRARY IN THE
* LICENSE AGREEMENT, IN NO EVENT SHALL NVIDIA BE LIABLE FOR ANY
* SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, OR ANY
* DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS,
* WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS
* ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE
* OF THESE LICENSED DELIVERABLES.
*
* U.S. Government End Users. These Licensed Deliverables are a
* "commercial item" as that term is defined at 48 C.F.R. 2.101 (OCT
* 1995), consisting of "commercial computer software" and "commercial
* computer software documentation" as such terms are used in 48
* C.F.R. 12.212 (SEPT 1995) and are provided to the U.S. Government
* only as a commercial end item. Consistent with 48 C.F.R.12.212 and
* 48 C.F.R. 227.7202-1 through 227.7202-4 (JUNE 1995), all
* U.S. Government End Users acquire the Licensed Deliverables with
* only those rights set forth herein.
*
* Any use of the Licensed Deliverables in individual and commercial
* software must include, in the user documentation and internal
* comments to the code, the above Disclaimer and U.S. Government End
* Users Notice.
*/
#ifndef NV_NPPIDEFS_H
#define NV_NPPIDEFS_H
#include <stdlib.h>
#include <host_defines.h>
#ifdef __cplusplus
extern "C" {
#endif
// If this is a 32-bit Windows compile, don't align to 16-byte at all
// and use a "union-trick" to create 8-byte alignment.
#if defined(_WIN32) && !defined(_WIN64)
// On 32-bit Windows platforms, do not force 8-byte alignment.
// This is a consequence of a limitation of that platform.
#define NPP_ALIGN_8
// On 32-bit Windows platforms, do not force 16-byte alignment.
// This is a consequence of a limitation of that platform.
#define NPP_ALIGN_16
#else /* _WIN32 && !_WIN64 */
#define NPP_ALIGN_8 __align__(8)
#define NPP_ALIGN_16 __align__(16)
#endif /* !__CUDACC__ && _WIN32 && !_WIN64 */
typedef enum
{
NPPI_INTER_UNDEFINED = 0,
NPPI_INTER_NN = 1,
NPPI_INTER_LINEAR = 2,
NPPI_INTER_CUBIC = 4,
NPPI_INTER_CUBIC2P_BSPLINE,
NPPI_INTER_CUBIC2P_CATMULLROM,
NPPI_INTER_CUBIC2P_B05C03,
NPPI_INTER_SUPER = 8,
NPPI_INTER_LANCZOS = 16,
NPPI_INTER_LANCZOS3_ADVANCED = 17,
NPPI_SMOOTH_EDGE = (1 << 31)
} NppiInterpolationMode;
typedef enum
{
NPPI_BAYER_BGGR = 0,
NPPI_BAYER_RGGB = 1,
NPPI_BAYER_GBRG = 2,
NPPI_BAYER_GRBG = 3
} NppiBayerGridPosition;
typedef enum
{
NPP_MASK_SIZE_1_X_3,
NPP_MASK_SIZE_1_X_5,
NPP_MASK_SIZE_3_X_1 = 100, // leaving space for more 1 X N type enum values
NPP_MASK_SIZE_5_X_1,
NPP_MASK_SIZE_3_X_3 = 200, // leaving space for more N X 1 type enum values
NPP_MASK_SIZE_5_X_5,
NPP_MASK_SIZE_7_X_7 = 400,
NPP_MASK_SIZE_9_X_9 = 500,
NPP_MASK_SIZE_11_X_11 = 600,
NPP_MASK_SIZE_13_X_13 = 700,
NPP_MASK_SIZE_15_X_15 = 800
} NppiMaskSize;
typedef enum
{
NPP_FILTER_SOBEL,
NPP_FILTER_SCHARR,
} NppiDifferentialKernel;
typedef enum
{
/* negative return-codes indicate errors */
NPP_NOT_SUPPORTED_MODE_ERROR = -9999,
NPP_INVALID_HOST_POINTER_ERROR = -1032,
NPP_INVALID_DEVICE_POINTER_ERROR = -1031,
NPP_LUT_PALETTE_BITSIZE_ERROR = -1030,
NPP_ZC_MODE_NOT_SUPPORTED_ERROR = -1028,
NPP_NOT_SUFFICIENT_COMPUTE_CAPABILITY = -1027,
NPP_TEXTURE_BIND_ERROR = -1024,
NPP_WRONG_INTERSECTION_ROI_ERROR = -1020,
NPP_HAAR_CLASSIFIER_PIXEL_MATCH_ERROR = -1006,
NPP_MEMFREE_ERROR = -1005,
NPP_MEMSET_ERROR = -1004,
NPP_MEMCPY_ERROR = -1003,
NPP_ALIGNMENT_ERROR = -1002,
NPP_CUDA_KERNEL_EXECUTION_ERROR = -1000,
NPP_ROUND_MODE_NOT_SUPPORTED_ERROR = -213,
NPP_QUALITY_INDEX_ERROR = -210,
NPP_RESIZE_NO_OPERATION_ERROR = -201,
NPP_OVERFLOW_ERROR = -109,
NPP_NOT_EVEN_STEP_ERROR = -108,
NPP_HISTOGRAM_NUMBER_OF_LEVELS_ERROR = -107,
NPP_LUT_NUMBER_OF_LEVELS_ERROR = -106,
NPP_CORRUPTED_DATA_ERROR = -61,
NPP_CHANNEL_ORDER_ERROR = -60,
NPP_ZERO_MASK_VALUE_ERROR = -59,
NPP_QUADRANGLE_ERROR = -58,
NPP_RECTANGLE_ERROR = -57,
NPP_COEFFICIENT_ERROR = -56,
NPP_NUMBER_OF_CHANNELS_ERROR = -53,
NPP_COI_ERROR = -52,
NPP_DIVISOR_ERROR = -51,
NPP_CHANNEL_ERROR = -47,
NPP_STRIDE_ERROR = -37,
NPP_ANCHOR_ERROR = -34,
NPP_MASK_SIZE_ERROR = -33,
NPP_RESIZE_FACTOR_ERROR = -23,
NPP_INTERPOLATION_ERROR = -22,
NPP_MIRROR_FLIP_ERROR = -21,
NPP_MOMENT_00_ZERO_ERROR = -20,
NPP_THRESHOLD_NEGATIVE_LEVEL_ERROR = -19,
NPP_THRESHOLD_ERROR = -18,
NPP_CONTEXT_MATCH_ERROR = -17,
NPP_FFT_FLAG_ERROR = -16,
NPP_FFT_ORDER_ERROR = -15,
NPP_STEP_ERROR = -14,
NPP_SCALE_RANGE_ERROR = -13,
NPP_DATA_TYPE_ERROR = -12,
NPP_OUT_OFF_RANGE_ERROR = -11,
NPP_DIVIDE_BY_ZERO_ERROR = -10,
NPP_MEMORY_ALLOCATION_ERR = -9,
NPP_NULL_POINTER_ERROR = -8,
NPP_RANGE_ERROR = -7,
NPP_SIZE_ERROR = -6,
NPP_BAD_ARGUMENT_ERROR = -5,
NPP_NO_MEMORY_ERROR = -4,
NPP_NOT_IMPLEMENTED_ERROR = -3,
NPP_ERROR = -2,
NPP_ERROR_RESERVED = -1,
/* success */
NPP_NO_ERROR = 0,
NPP_SUCCESS = NPP_NO_ERROR,
/* positive return-codes indicate warnings */
NPP_NO_OPERATION_WARNING = 1,
NPP_DIVIDE_BY_ZERO_WARNING = 6,
NPP_AFFINE_QUAD_INCORRECT_WARNING = 28,
NPP_WRONG_INTERSECTION_ROI_WARNING = 29,
NPP_WRONG_INTERSECTION_QUAD_WARNING = 30,
NPP_DOUBLE_SIZE_WARNING = 35,
NPP_MISALIGNED_DST_ROI_WARNING = 10000,
} NppStatus;
typedef enum
{
NPP_CUDA_UNKNOWN_VERSION = -1,
NPP_CUDA_NOT_CAPABLE = 0,
NPP_CUDA_1_0 = 100,
NPP_CUDA_1_1 = 110,
NPP_CUDA_1_2 = 120,
NPP_CUDA_1_3 = 130,
NPP_CUDA_2_0 = 200,
NPP_CUDA_2_1 = 210,
NPP_CUDA_3_0 = 300,
NPP_CUDA_3_2 = 320,
NPP_CUDA_3_5 = 350,
NPP_CUDA_3_7 = 370,
NPP_CUDA_5_0 = 500,
NPP_CUDA_5_2 = 520,
NPP_CUDA_5_3 = 530,
NPP_CUDA_6_0 = 600,
NPP_CUDA_6_1 = 610,
NPP_CUDA_6_2 = 620,
NPP_CUDA_6_3 = 630,
NPP_CUDA_7_0 = 700
} NppGpuComputeCapability;
typedef struct
{
int major;
int minor;
int build;
} NppLibraryVersion;
typedef unsigned char Npp8u;
typedef signed char Npp8s;
typedef unsigned short Npp16u;
typedef short Npp16s;
typedef unsigned int Npp32u;
typedef int Npp32s;
typedef unsigned long long Npp64u;
typedef long long Npp64s;
typedef float Npp32f;
typedef double Npp64f;
typedef struct __align__(2)
{
Npp8u re;
Npp8u im;
} Npp8uc;
typedef struct __align__(4)
{
Npp16u re;
Npp16u im;
} Npp16uc;
typedef struct __align__(4)
{
Npp16s re;
Npp16s im;
} Npp16sc;
typedef struct NPP_ALIGN_8
{
Npp32u re;
Npp32u im;
} Npp32uc;
typedef struct NPP_ALIGN_8
{
Npp32s re;
Npp32s im;
} Npp32sc;
typedef struct NPP_ALIGN_8
{
Npp32f re;
Npp32f im;
} Npp32fc;
typedef struct NPP_ALIGN_16
{
Npp64s re;
Npp64s im;
} Npp64sc;
typedef struct NPP_ALIGN_16
{
Npp64f re;
Npp64f im;
} Npp64fc;
#define NPP_MIN_8U ( 0 )
#define NPP_MAX_8U ( 255 )
#define NPP_MIN_16U ( 0 )
#define NPP_MAX_16U ( 65535 )
#define NPP_MIN_32U ( 0 )
#define NPP_MAX_32U ( 4294967295U )
#define NPP_MIN_64U ( 0 )
#define NPP_MAX_64U ( 18446744073709551615ULL )
#define NPP_MIN_8S (-127 - 1 )
#define NPP_MAX_8S ( 127 )
#define NPP_MIN_16S (-32767 - 1 )
#define NPP_MAX_16S ( 32767 )
#define NPP_MIN_32S (-2147483647 - 1 )
#define NPP_MAX_32S ( 2147483647 )
#define NPP_MAX_64S ( 9223372036854775807LL )
#define NPP_MIN_64S (-9223372036854775807LL - 1)
#define NPP_MINABS_32F ( 1.175494351e-38f )
#define NPP_MAXABS_32F ( 3.402823466e+38f )
#define NPP_MINABS_64F ( 2.2250738585072014e-308 )
#define NPP_MAXABS_64F ( 1.7976931348623158e+308 )
typedef struct
{
int x;
int y;
} NppiPoint;
typedef struct {
Npp32f rho;
Npp32f theta;
} NppPointPolar;
typedef struct
{
int width;
int height;
} NppiSize;
typedef struct
{
int x;
int y;
int width;
int height;
} NppiRect;
typedef enum
{
NPP_HORIZONTAL_AXIS,
NPP_VERTICAL_AXIS,
NPP_BOTH_AXIS
} NppiAxis;
typedef enum
{
NPP_CMP_LESS,
NPP_CMP_LESS_EQ,
NPP_CMP_EQ,
NPP_CMP_GREATER_EQ,
NPP_CMP_GREATER
} NppCmpOp;
typedef enum
{
NPP_RND_NEAR,
NPP_ROUND_NEAREST_TIES_TO_EVEN = NPP_RND_NEAR,
NPP_RND_FINANCIAL,
NPP_ROUND_NEAREST_TIES_AWAY_FROM_ZERO = NPP_RND_FINANCIAL,
NPP_RND_ZERO,
NPP_ROUND_TOWARD_ZERO = NPP_RND_ZERO,
/*
* Other rounding modes supported by IEEE-754 (2008) floating-point standard:
*
* - NPP_ROUND_TOWARD_INFINITY // ceiling
* - NPP_ROUND_TOWARD_NEGATIVE_INFINITY // floor
*
*/
} NppRoundMode;
typedef enum
{
NPP_BORDER_UNDEFINED = 0,
NPP_BORDER_NONE = NPP_BORDER_UNDEFINED,
NPP_BORDER_CONSTANT = 1,
NPP_BORDER_REPLICATE = 2,
NPP_BORDER_WRAP = 3,
NPP_BORDER_MIRROR = 4
} NppiBorderType;
typedef enum {
NPP_ALG_HINT_NONE,
NPP_ALG_HINT_FAST,
NPP_ALG_HINT_ACCURATE
} NppHintAlgorithm;
/*
* Alpha composition controls.
*/
typedef enum {
NPPI_OP_ALPHA_OVER,
NPPI_OP_ALPHA_IN,
NPPI_OP_ALPHA_OUT,
NPPI_OP_ALPHA_ATOP,
NPPI_OP_ALPHA_XOR,
NPPI_OP_ALPHA_PLUS,
NPPI_OP_ALPHA_OVER_PREMUL,
NPPI_OP_ALPHA_IN_PREMUL,
NPPI_OP_ALPHA_OUT_PREMUL,
NPPI_OP_ALPHA_ATOP_PREMUL,
NPPI_OP_ALPHA_XOR_PREMUL,
NPPI_OP_ALPHA_PLUS_PREMUL,
NPPI_OP_ALPHA_PREMUL
} NppiAlphaOp;
typedef struct
{
int cellSize;
int histogramBlockSize;
int nHistogramBins;
NppiSize detectionWindowSize;
} NppiHOGConfig;
#define NPP_HOG_MAX_CELL_SIZE (16)
#define NPP_HOG_MAX_BLOCK_SIZE (64)
#define NPP_HOG_MAX_BINS_PER_CELL (16)
#define NPP_HOG_MAX_CELLS_PER_DESCRIPTOR (256)
#define NPP_HOG_MAX_OVERLAPPING_BLOCKS_PER_DESCRIPTOR (256)
#define NPP_HOG_MAX_DESCRIPTOR_LOCATIONS_PER_CALL (128)
typedef struct
{
int numClassifiers;
Npp32s * classifiers;
size_t classifierStep;
NppiSize classifierSize;
Npp32s * counterDevice;
} NppiHaarClassifier_32f;
typedef struct
{
int haarBufferSize;
Npp32s * haarBuffer;
} NppiHaarBuffer;
typedef enum {
nppZCR,
nppZCXor,
nppZCC
} NppsZCType;
typedef enum {
nppiDCTable,
nppiACTable,
} NppiHuffmanTableType;
typedef enum {
nppiNormInf = 0,
nppiNormL1 = 1,
nppiNormL2 = 2
} NppiNorm;
#ifdef __cplusplus
} /* extern "C" */
#endif
#endif /* NV_NPPIDEFS_H */
NppGpuComputeCapability
NppGpuComputeCapability
Definition: nppdefs.h:239
NPP_CMP_EQ
Definition: nppdefs.h:447
NPPI_OP_ALPHA_OUT_PREMUL
Definition: nppdefs.h:540
NPP_THRESHOLD_ERROR
Definition: nppdefs.h:204
NPP_DATA_TYPE_ERROR
Definition: nppdefs.h:210
NPP_TEXTURE_BIND_ERROR
Definition: nppdefs.h:162
NPP_MISALIGNED_DST_ROI_WARNING
Speed reduction due to uncoalesced memory accesses warning.
Definition: nppdefs.h:235
NPP_COI_ERROR
Channel of interest is not 1, 2, or 3.
Definition: nppdefs.h:190
NppiMaskSize
NppiMaskSize
Fixed filter-kernel sizes.
Definition: nppdefs.h:119
NPP_CUDA_7_0
Indicates that CUDA 7.0 or better is machine&#39;s default device.
Definition: nppdefs.h:260
NPP_ALIGN_8::re
Npp32f re
Real part.
Definition: nppdefs.h:343
NPP_CUDA_6_1
Indicates that CUDA 6.1 capable device is machine&#39;s default device.
Definition: nppdefs.h:257
NPP_QUALITY_INDEX_ERROR
Image pixels are constant for quality index.
Definition: nppdefs.h:173
NPP_BORDER_MIRROR
Definition: nppdefs.h:517
NPP_MASK_SIZE_15_X_15
Definition: nppdefs.h:131
NPP_ALIGN_8::im
Npp32u im
Imaginary part.
Definition: nppdefs.h:324
Npp32uc
struct NPP_ALIGN_8 Npp32uc
Complex Number This struct represents an unsigned int complex number.
NppiSize::height
int height
Rectangle height.
Definition: nppdefs.h:418
NPP_RND_NEAR
Round to the nearest even integer.
Definition: nppdefs.h:477
NPP_MASK_SIZE_9_X_9
Definition: nppdefs.h:128
NppiHaarBuffer::haarBufferSize
int haarBufferSize
size of the buffer
Definition: nppdefs.h:578
NPP_VERTICAL_AXIS
Definition: nppdefs.h:439
NPP_CUDA_1_2
Indicates that CUDA 1.2 capable device is machine&#39;s default device.
Definition: nppdefs.h:245
Npp8u
unsigned char Npp8u
8-bit unsigned chars
Definition: nppdefs.h:275
NPP_MASK_SIZE_1_X_5
Definition: nppdefs.h:122
NPP_WRONG_INTERSECTION_ROI_ERROR
Definition: nppdefs.h:163
NPP_BAD_ARGUMENT_ERROR
Definition: nppdefs.h:217
NPP_DIVIDE_BY_ZERO_ERROR
Definition: nppdefs.h:212
NPP_CUDA_KERNEL_EXECUTION_ERROR
Definition: nppdefs.h:169
__align__
struct __align__(2)
Complex Number This struct represents an unsigned char complex number.
Definition: nppdefs.h:291
NPP_ALIGN_8
Complex Number This struct represents an unsigned int complex number.
Definition: nppdefs.h:321
NPP_BORDER_WRAP
Definition: nppdefs.h:516
NppiRect::y
int y
y-coordinate of upper left corner (lowest memory address).
Definition: nppdefs.h:431
nppiNormL1
sum
Definition: nppdefs.h:596
NPP_ALIGN_16::re
Npp64f re
Real part.
Definition: nppdefs.h:363
NPP_MEMCPY_ERROR
Definition: nppdefs.h:167
NPP_MASK_SIZE_5_X_5
Definition: nppdefs.h:126
NPP_MASK_SIZE_7_X_7
Definition: nppdefs.h:127
NPP_CUDA_5_2
Indicates that CUDA 5.2 capable device is machine&#39;s default device.
Definition: nppdefs.h:254
NPP_ALG_HINT_FAST
Definition: nppdefs.h:523
NppiPoint::y
int y
y-coordinate.
Definition: nppdefs.h:399
NPP_CUDA_1_1
Indicates that CUDA 1.1 capable device is machine&#39;s default device.
Definition: nppdefs.h:244
NppiAxis
NppiAxis
Definition: nppdefs.h:436
NPP_ERROR_RESERVED
Definition: nppdefs.h:221
NPP_NOT_SUFFICIENT_COMPUTE_CAPABILITY
Definition: nppdefs.h:161
NPP_MEMSET_ERROR
Definition: nppdefs.h:166
NPP_MIRROR_FLIP_ERROR
Definition: nppdefs.h:201
NPP_WRONG_INTERSECTION_ROI_WARNING
The given ROI has no interestion with either the source or destination ROI.
Definition: nppdefs.h:231
NppiBayerGridPosition
NppiBayerGridPosition
Bayer Grid Position Registration.
Definition: nppdefs.h:108
NPP_ALIGN_16::re
Npp64s re
Real part.
Definition: nppdefs.h:353
NppiHOGConfig::detectionWindowSize
NppiSize detectionWindowSize
detection window size (pixels).
Definition: nppdefs.h:557
NPP_ALIGNMENT_ERROR
Definition: nppdefs.h:168
nppZCXor
sign change XOR
Definition: nppdefs.h:585
nppiACTable
AC Table.
Definition: nppdefs.h:591
NppStatus
NppStatus
Error Status Codes.
Definition: nppdefs.h:152
NPP_SCALE_RANGE_ERROR
Definition: nppdefs.h:209
NPP_NUMBER_OF_CHANNELS_ERROR
Bad or unsupported number of channels.
Definition: nppdefs.h:189
Npp8uc
Npp8uc
Definition: nppdefs.h:295
NPP_DOUBLE_SIZE_WARNING
Image size isn&#39;t multiple of two.
Definition: nppdefs.h:233
NPP_BOTH_AXIS
Definition: nppdefs.h:440
NPPI_OP_ALPHA_XOR_PREMUL
Definition: nppdefs.h:542
NppiHaarBuffer
Definition: nppdefs.h:576
NPP_CUDA_6_2
Indicates that CUDA 6.2 capable device is machine&#39;s default device.
Definition: nppdefs.h:258
NppPointPolar::theta
Npp32f theta
Definition: nppdefs.h:407
NPPI_INTER_UNDEFINED
Definition: nppdefs.h:92
NPPI_OP_ALPHA_PLUS_PREMUL
Definition: nppdefs.h:543
NPP_ALIGN_8::re
Npp32u re
Real part.
Definition: nppdefs.h:323
NPP_CHANNEL_ORDER_ERROR
Wrong order of the destination channels.
Definition: nppdefs.h:183
NPP_ALIGN_16
Complex Number This struct represents a long long complex number.
Definition: nppdefs.h:351
NppiHaarBuffer::haarBuffer
Npp32s * haarBuffer
buffer
Definition: nppdefs.h:579
NPP_CUDA_3_5
Indicates that CUDA 3.5 capable device is machine&#39;s default device.
Definition: nppdefs.h:251
nppZCC
sign change count_0
Definition: nppdefs.h:586
NPP_HORIZONTAL_AXIS
Definition: nppdefs.h:438
NPP_ALIGN_16::im
Npp64s im
Imaginary part.
Definition: nppdefs.h:354
NPP_ALIGN_8::re
Npp32s re
Real part.
Definition: nppdefs.h:333
NPP_RANGE_ERROR
Definition: nppdefs.h:215
NPP_NOT_EVEN_STEP_ERROR
Step value is not pixel multiple.
Definition: nppdefs.h:178
NPPI_INTER_LINEAR
Linear interpolation.
Definition: nppdefs.h:94
NppiSize
2D Size This struct typically represents the size of a a rectangular region in two space...
Definition: nppdefs.h:415
NppCmpOp
NppCmpOp
Definition: nppdefs.h:443
NPP_ALG_HINT_NONE
Definition: nppdefs.h:522
NPP_MASK_SIZE_1_X_3
Definition: nppdefs.h:121
NPP_ALIGN_16::im
Npp64f im
Imaginary part.
Definition: nppdefs.h:364
NPP_THRESHOLD_NEGATIVE_LEVEL_ERROR
Definition: nppdefs.h:203
NPP_BORDER_UNDEFINED
Definition: nppdefs.h:512
NPPI_OP_ALPHA_ATOP_PREMUL
Definition: nppdefs.h:541
NPP_RND_ZERO
Round towards zero (truncation).
Definition: nppdefs.h:498
nppiNormL2
square root of sum of squares
Definition: nppdefs.h:597
NPP_RECTANGLE_ERROR
Size of the rectangle region is less than or equal to 1.
Definition: nppdefs.h:186
NPPI_OP_ALPHA_IN
Definition: nppdefs.h:533
NPP_CORRUPTED_DATA_ERROR
Processed data is corrupted.
Definition: nppdefs.h:182
NppiPoint::x
int x
x-coordinate.
Definition: nppdefs.h:398
NPP_CMP_LESS
Definition: nppdefs.h:445
NPP_CUDA_5_0
Indicates that CUDA 5.0 capable device is machine&#39;s default device.
Definition: nppdefs.h:253
NPP_NO_MEMORY_ERROR
Definition: nppdefs.h:218
NPP_MASK_SIZE_3_X_3
Definition: nppdefs.h:125
Npp64sc
struct NPP_ALIGN_16 Npp64sc
Complex Number This struct represents a long long complex number.
NPP_LUT_NUMBER_OF_LEVELS_ERROR
Number of levels for LUT is less than 2.
Definition: nppdefs.h:180
NppiSize::width
int width
Rectangle width.
Definition: nppdefs.h:417
NppLibraryVersion::build
int build
Build number.
Definition: nppdefs.h:267
NppiRect::x
int x
x-coordinate of upper left corner (lowest memory address).
Definition: nppdefs.h:430
NPP_BORDER_NONE
Definition: nppdefs.h:513
NPP_MASK_SIZE_5_X_1
Definition: nppdefs.h:124
NPP_BORDER_REPLICATE
Definition: nppdefs.h:515
NPP_SIZE_ERROR
Definition: nppdefs.h:216
Npp64fc
struct NPP_ALIGN_16 Npp64fc
Complex Number This struct represents a double floating-point complex number.
Npp32sc
struct NPP_ALIGN_8 Npp32sc
Complex Number This struct represents a signed int complex number.
NPP_CUDA_2_1
Indicates that CUDA 2.1 capable device is machine&#39;s default device.
Definition: nppdefs.h:248
Npp64s
long long Npp64s
64-bit signed integers
Definition: nppdefs.h:282
NPPI_OP_ALPHA_XOR
Definition: nppdefs.h:536
NppiHOGConfig::cellSize
int cellSize
square cell size (pixels).
Definition: nppdefs.h:554
NPP_INTERPOLATION_ERROR
Definition: nppdefs.h:200
NPP_MOMENT_00_ZERO_ERROR
Definition: nppdefs.h:202
NppLibraryVersion::major
int major
Major version number.
Definition: nppdefs.h:265
NPPI_OP_ALPHA_IN_PREMUL
Definition: nppdefs.h:539
Npp32s
int Npp32s
32-bit signed integers
Definition: nppdefs.h:280
nppZCR
sign change
Definition: nppdefs.h:584
NPPI_OP_ALPHA_PREMUL
Definition: nppdefs.h:544
NPP_ALG_HINT_ACCURATE
Definition: nppdefs.h:524
NPP_MASK_SIZE_ERROR
Lower bound is larger than upper bound.
Definition: nppdefs.h:197
NppLibraryVersion::minor
int minor
Minor version number.
Definition: nppdefs.h:266
NppiInterpolationMode
NppiInterpolationMode
Filtering methods.
Definition: nppdefs.h:90
NPP_DIVIDE_BY_ZERO_WARNING
Divisor is zero however does not terminate the execution.
Definition: nppdefs.h:229
NPP_RND_FINANCIAL
Round according to financial rule.
Definition: nppdefs.h:488
NPP_WRONG_INTERSECTION_QUAD_WARNING
The given quadrangle has no intersection with either the source or destination ROI.
Definition: nppdefs.h:232
NPP_COEFFICIENT_ERROR
Unallowable values of the transformation coefficients.
Definition: nppdefs.h:187
NPP_ROUND_TOWARD_ZERO
Alias name for NPP_RND_ZERO.
Definition: nppdefs.h:499
NPP_NULL_POINTER_ERROR
Definition: nppdefs.h:214
NppiRect
2D Rectangle This struct contains position and size information of a rectangle in two space...
Definition: nppdefs.h:428
nppiDCTable
DC Table.
Definition: nppdefs.h:590
NppiHaarClassifier_32f::classifierSize
NppiSize classifierSize
Definition: nppdefs.h:572
NPP_NO_ERROR
Error free operation.
Definition: nppdefs.h:224
NPP_CUDA_NOT_CAPABLE
Indicates that no CUDA capable device was found.
Definition: nppdefs.h:242
Npp16uc
Npp16uc
Definition: nppdefs.h:305
NPPI_INTER_SUPER
Super sampling.
Definition: nppdefs.h:99
NPP_STRIDE_ERROR
Stride is less than the row length.
Definition: nppdefs.h:194
NppiRect::width
int width
Rectangle width.
Definition: nppdefs.h:432
NPP_MEMORY_ALLOCATION_ERR
Definition: nppdefs.h:213
Npp16sc
Npp16sc
Definition: nppdefs.h:315
NPP_CUDA_3_0
Indicates that CUDA 3.0 capable device is machine&#39;s default device.
Definition: nppdefs.h:249
NPP_OVERFLOW_ERROR
Number overflows the upper or lower limit of the data type.
Definition: nppdefs.h:177
Npp16u
unsigned short Npp16u
16-bit unsigned integers
Definition: nppdefs.h:277
NppiNorm
NppiNorm
Definition: nppdefs.h:594
NPP_CUDA_1_3
Indicates that CUDA 1.3 capable device is machine&#39;s default device.
Definition: nppdefs.h:246
NPP_ROUND_NEAREST_TIES_TO_EVEN
Alias name for NPP_RND_NEAR.
Definition: nppdefs.h:478
NppRoundMode
NppRoundMode
Rounding Modes.
Definition: nppdefs.h:465
NppiHaarClassifier_32f::classifierStep
size_t classifierStep
Definition: nppdefs.h:571
NPP_CUDA_UNKNOWN_VERSION
Indicates that the compute-capability query failed.
Definition: nppdefs.h:241
NPPI_OP_ALPHA_OUT
Definition: nppdefs.h:534
NppiHaarClassifier_32f::counterDevice
Npp32s * counterDevice
Definition: nppdefs.h:573
NppiHOGConfig::histogramBlockSize
int histogramBlockSize
square histogram block size (pixels).
Definition: nppdefs.h:555
NPP_CUDA_3_7
Indicates that CUDA 3.7 capable device is machine&#39;s default device.
Definition: nppdefs.h:252
NPP_CUDA_6_3
Indicates that CUDA 6.3 capable device is machine&#39;s default device.
Definition: nppdefs.h:259
NPP_INVALID_DEVICE_POINTER_ERROR
Definition: nppdefs.h:158
NppiHaarClassifier_32f::classifiers
Npp32s * classifiers
packed classifier data 40 bytes each
Definition: nppdefs.h:570
NPPI_OP_ALPHA_ATOP
Definition: nppdefs.h:535
NPP_FFT_ORDER_ERROR
Definition: nppdefs.h:207
NPPI_OP_ALPHA_OVER
Definition: nppdefs.h:532
NPPI_BAYER_GBRG
Definition: nppdefs.h:112
NppiHuffmanTableType
NppiHuffmanTableType
Definition: nppdefs.h:589
Npp16s
short Npp16s
16-bit signed integers
Definition: nppdefs.h:278
NPPI_BAYER_RGGB
Definition: nppdefs.h:111
Npp32u
unsigned int Npp32u
32-bit unsigned integers
Definition: nppdefs.h:279
NPP_ANCHOR_ERROR
Anchor point is outside mask.
Definition: nppdefs.h:196
NPP_CONTEXT_MATCH_ERROR
Definition: nppdefs.h:205
Npp8s
signed char Npp8s
8-bit signed chars
Definition: nppdefs.h:276
NPP_FFT_FLAG_ERROR
Definition: nppdefs.h:206
Npp64u
unsigned long long Npp64u
64-bit unsigned integers
Definition: nppdefs.h:281
NPPI_INTER_NN
Nearest neighbor filtering.
Definition: nppdefs.h:93
NPP_MASK_SIZE_13_X_13
Definition: nppdefs.h:130
NPPI_SMOOTH_EDGE
Smooth edge filtering.
Definition: nppdefs.h:102
NPP_ROUND_NEAREST_TIES_AWAY_FROM_ZERO
Alias name for NPP_RND_FINANCIAL.
Definition: nppdefs.h:489
NPP_CHANNEL_ERROR
Illegal channel index.
Definition: nppdefs.h:193
NPPI_BAYER_BGGR
Default registration position.
Definition: nppdefs.h:110
Npp64f
double Npp64f
64-bit floating-point numbers
Definition: nppdefs.h:284
NPP_ZC_MODE_NOT_SUPPORTED_ERROR
ZeroCrossing mode not supported.
Definition: nppdefs.h:160
NPP_ROUND_MODE_NOT_SUPPORTED_ERROR
Unsupported round mode.
Definition: nppdefs.h:171
NPP_CUDA_6_0
Indicates that CUDA 6.0 capable device is machine&#39;s default device.
Definition: nppdefs.h:256
NPP_CUDA_2_0
Indicates that CUDA 2.0 capable device is machine&#39;s default device.
Definition: nppdefs.h:247
NPP_NO_OPERATION_WARNING
Indicates that no operation was performed.
Definition: nppdefs.h:228
NppiHOGConfig
The NppiHOGConfig structure defines the configuration parameters for the HOG descriptor: ...
Definition: nppdefs.h:552
NppiHaarClassifier_32f::numClassifiers
int numClassifiers
number of classifiers
Definition: nppdefs.h:569
NppPointPolar
2D Polar Point
Definition: nppdefs.h:405
NppiHOGConfig::nHistogramBins
int nHistogramBins
required number of histogram bins.
Definition: nppdefs.h:556
NPPI_INTER_CUBIC2P_B05C03
Two-parameter cubic filter (B=1/2, C=3/10)
Definition: nppdefs.h:98
NPP_AFFINE_QUAD_INCORRECT_WARNING
Indicates that the quadrangle passed to one of affine warping functions doesn&#39;t have necessary proper...
Definition: nppdefs.h:230
NppsZCType
NppsZCType
Definition: nppdefs.h:583
NPP_STEP_ERROR
Step is less or equal zero.
Definition: nppdefs.h:208
NppiBorderType
NppiBorderType
Definition: nppdefs.h:510
NPP_RESIZE_NO_OPERATION_ERROR
One of the output image dimensions is less than 1 pixel.
Definition: nppdefs.h:175
Npp32f
float Npp32f
32-bit (IEEE) floating-point numbers
Definition: nppdefs.h:283
nppiNormInf
maximum
Definition: nppdefs.h:595
NppPointPolar::rho
Npp32f rho
Definition: nppdefs.h:406
NPP_CUDA_5_3
Indicates that CUDA 5.3 capable device is machine&#39;s default device.
Definition: nppdefs.h:255
NPP_CMP_LESS_EQ
Definition: nppdefs.h:446
NPP_MASK_SIZE_3_X_1
Definition: nppdefs.h:123
NPP_CUDA_1_0
Indicates that CUDA 1.0 capable device is machine&#39;s default device.
Definition: nppdefs.h:243
NPP_OUT_OFF_RANGE_ERROR
Definition: nppdefs.h:211
NPP_CMP_GREATER_EQ
Definition: nppdefs.h:448
NPPI_OP_ALPHA_PLUS
Definition: nppdefs.h:537
NPP_INVALID_HOST_POINTER_ERROR
Definition: nppdefs.h:157
NPP_HAAR_CLASSIFIER_PIXEL_MATCH_ERROR
Definition: nppdefs.h:164
NppiAlphaOp
NppiAlphaOp
Definition: nppdefs.h:531
NPP_BORDER_CONSTANT
Definition: nppdefs.h:514
NPP_DIVISOR_ERROR
Divisor is equal to zero.
Definition: nppdefs.h:191
NPP_ZERO_MASK_VALUE_ERROR
All values of the mask are zero.
Definition: nppdefs.h:184
NppiHaarClassifier_32f
Definition: nppdefs.h:567
NPP_NOT_SUPPORTED_MODE_ERROR
Definition: nppdefs.h:155
NPP_CUDA_3_2
Indicates that CUDA 3.2 capable device is machine&#39;s default device.
Definition: nppdefs.h:250
NppHintAlgorithm
NppHintAlgorithm
Definition: nppdefs.h:521
NPP_CMP_GREATER
Definition: nppdefs.h:449
NPP_LUT_PALETTE_BITSIZE_ERROR
Definition: nppdefs.h:159
NPPI_INTER_LANCZOS3_ADVANCED
Generic Lanczos filtering with order 3.
Definition: nppdefs.h:101
NPPI_BAYER_GRBG
Definition: nppdefs.h:113
NPP_RESIZE_FACTOR_ERROR
Definition: nppdefs.h:199
NPP_FILTER_SCHARR
Definition: nppdefs.h:141
NPPI_INTER_CUBIC
Cubic interpolation.
Definition: nppdefs.h:95
NppiPoint
2D Point
Definition: nppdefs.h:396
NPPI_INTER_CUBIC2P_CATMULLROM
Two-parameter cubic filter (B=0, C=1/2)
Definition: nppdefs.h:97
NPP_MEMFREE_ERROR
Definition: nppdefs.h:165
Npp32fc
struct NPP_ALIGN_8 Npp32fc
Complex Number This struct represents a single floating-point complex number.
NPPI_OP_ALPHA_OVER_PREMUL
Definition: nppdefs.h:538
NPP_NOT_IMPLEMENTED_ERROR
Definition: nppdefs.h:219
NPPI_INTER_LANCZOS
Lanczos filtering.
Definition: nppdefs.h:100
NPP_QUADRANGLE_ERROR
The quadrangle is nonconvex or degenerates into triangle, line or point.
Definition: nppdefs.h:185
NPP_SUCCESS
Successful operation (same as NPP_NO_ERROR)
Definition: nppdefs.h:225
NPP_ALIGN_8::im
Npp32f im
Imaginary part.
Definition: nppdefs.h:344
NPP_FILTER_SOBEL
Definition: nppdefs.h:140
NPP_HISTOGRAM_NUMBER_OF_LEVELS_ERROR
Number of levels for histogram is less than 2.
Definition: nppdefs.h:179
NPP_ERROR
Definition: nppdefs.h:220
NPPI_INTER_CUBIC2P_BSPLINE
Two-parameter cubic filter (B=1, C=0)
Definition: nppdefs.h:96
NppLibraryVersion
Definition: nppdefs.h:263
NPP_ALIGN_8::im
Npp32s im
Imaginary part.
Definition: nppdefs.h:334
NPP_MASK_SIZE_11_X_11
Definition: nppdefs.h:129
NppiDifferentialKernel
NppiDifferentialKernel
Differential Filter types.
Definition: nppdefs.h:138
NppiRect::height
int height
Rectangle height.
Definition: nppdefs.h:433

Copyright © 2009-2017 NVIDIA Corporation